Minimal circuit and state space realization of generalized 3-D lattice-ladder discrete filters

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Abstract

In this paper a circuit realization is presented for generalized three-dimensional (3-D) lattice discrete systems/Alters. The proposed structure has minimum mumber of delay elements. Based on this circuit realization the corresponding state space realization-representation is derived. The dimension of the 3-D state space vector is minimal and the corresponding transfer function is characterized by the well known all-pass filter property.

Original languageEnglish
Title of host publicationISCAS 2006
Subtitle of host publication2006 IEEE International Symposium on Circuits and Systems, Proceedings
Pages2025-2028
Number of pages4
StatePublished - 1 Dec 2006
EventISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems - Kos, Greece
Duration: 21 May 200624 May 2006

Publication series

NameProceedings - IEEE International Symposium on Circuits and Systems
ISSN (Print)0271-4310

Other

OtherISCAS 2006: 2006 IEEE International Symposium on Circuits and Systems
CountryGreece
CityKos
Period21/05/0624/05/06

Fingerprint Dive into the research topics of 'Minimal circuit and state space realization of generalized 3-D lattice-ladder discrete filters'. Together they form a unique fingerprint.

Cite this