Realization of 4D ladder structured digital filters

M. T. Kousoulis, G. E. Antoniou

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Scopus citations

Abstract

This paper introduces generalized circuit and state-space realizations for four-dimensional (4D) ladder structured filters. The proposed 4D circuit realization contains a minimum number of delay elements. In addition the dimension of the state-space vector is minimal. A salient example, simple yet illustrative, of the presented concepts is given.

Original languageEnglish
Title of host publication2015 IEEE 6th Latin American Symposium on Circuits and Systems, LASCAS 2015 - Conference Proceedings
EditorsFernando Silveira, Lorena Garcia, Alfredo Arnaud
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781479983322
DOIs
StatePublished - 9 Sep 2015
Event6th IEEE Latin American Symposium on Circuits and Systems, LASCAS 2015 - Montevideo, Uruguay
Duration: 24 Feb 201527 Feb 2015

Publication series

Name2015 IEEE 6th Latin American Symposium on Circuits and Systems, LASCAS 2015 - Conference Proceedings

Other

Other6th IEEE Latin American Symposium on Circuits and Systems, LASCAS 2015
CountryUruguay
CityMontevideo
Period24/02/1527/02/15

Fingerprint Dive into the research topics of 'Realization of 4D ladder structured digital filters'. Together they form a unique fingerprint.

  • Cite this

    Kousoulis, M. T., & Antoniou, G. E. (2015). Realization of 4D ladder structured digital filters. In F. Silveira, L. Garcia, & A. Arnaud (Eds.), 2015 IEEE 6th Latin American Symposium on Circuits and Systems, LASCAS 2015 - Conference Proceedings [7250406] (2015 IEEE 6th Latin American Symposium on Circuits and Systems, LASCAS 2015 - Conference Proceedings). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/LASCAS.2015.7250406