Realization of 4D lattice-ladder digital filters

M. T. Kousoulis, George Antoniou

Research output: Chapter in Book/Report/Conference proceedingConference contributionResearchpeer-review

6 Citations (Scopus)

Abstract

A circuit realization is presented for four-dimensional (4D) lattice-ladder discrete filters. The proposed 4D circuit realization requires, for its implementation, a minimum number of delay elements. Further, the dimension of the state-vector, of the derived 4D state-space model, is minimal and its 4D transfer function is characterized by the all-pass property. A step-by-step low-order example is provided to demonstrate the proposed minimality of both, circuit, and state-space realizations. An educational conjointment of 4D lattice filters with lower dimension filters (2D, 1D), is imparted.

Original languageEnglish
Title of host publicationLASCAS 2016 - 7th IEEE Latin American Symposium on Circuits and Systems, R9 IEEE CASS Flagship Conference
EditorsAndreas G. Andreou, Pedro Julian
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages15-18
Number of pages4
ISBN (Electronic)9781467378352
DOIs
StatePublished - 11 Apr 2016
Event7th IEEE Latin American Symposium on Circuits and Systems, LASCAS 2016 - Florianopolis, Brazil
Duration: 27 Feb 20161 Mar 2016

Other

Other7th IEEE Latin American Symposium on Circuits and Systems, LASCAS 2016
CountryBrazil
CityFlorianopolis
Period27/02/161/03/16

Fingerprint

Ladders
Digital filters
Networks (circuits)
Transfer functions

Cite this

Kousoulis, M. T., & Antoniou, G. (2016). Realization of 4D lattice-ladder digital filters. In A. G. Andreou, & P. Julian (Eds.), LASCAS 2016 - 7th IEEE Latin American Symposium on Circuits and Systems, R9 IEEE CASS Flagship Conference (pp. 15-18). [7450998] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/LASCAS.2016.7450998
Kousoulis, M. T. ; Antoniou, George. / Realization of 4D lattice-ladder digital filters. LASCAS 2016 - 7th IEEE Latin American Symposium on Circuits and Systems, R9 IEEE CASS Flagship Conference. editor / Andreas G. Andreou ; Pedro Julian. Institute of Electrical and Electronics Engineers Inc., 2016. pp. 15-18
@inproceedings{e1507dd595334868a37f424a41825c88,
title = "Realization of 4D lattice-ladder digital filters",
abstract = "A circuit realization is presented for four-dimensional (4D) lattice-ladder discrete filters. The proposed 4D circuit realization requires, for its implementation, a minimum number of delay elements. Further, the dimension of the state-vector, of the derived 4D state-space model, is minimal and its 4D transfer function is characterized by the all-pass property. A step-by-step low-order example is provided to demonstrate the proposed minimality of both, circuit, and state-space realizations. An educational conjointment of 4D lattice filters with lower dimension filters (2D, 1D), is imparted.",
author = "Kousoulis, {M. T.} and George Antoniou",
year = "2016",
month = "4",
day = "11",
doi = "10.1109/LASCAS.2016.7450998",
language = "English",
pages = "15--18",
editor = "Andreou, {Andreas G.} and Pedro Julian",
booktitle = "LASCAS 2016 - 7th IEEE Latin American Symposium on Circuits and Systems, R9 IEEE CASS Flagship Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

Kousoulis, MT & Antoniou, G 2016, Realization of 4D lattice-ladder digital filters. in AG Andreou & P Julian (eds), LASCAS 2016 - 7th IEEE Latin American Symposium on Circuits and Systems, R9 IEEE CASS Flagship Conference., 7450998, Institute of Electrical and Electronics Engineers Inc., pp. 15-18, 7th IEEE Latin American Symposium on Circuits and Systems, LASCAS 2016, Florianopolis, Brazil, 27/02/16. https://doi.org/10.1109/LASCAS.2016.7450998

Realization of 4D lattice-ladder digital filters. / Kousoulis, M. T.; Antoniou, George.

LASCAS 2016 - 7th IEEE Latin American Symposium on Circuits and Systems, R9 IEEE CASS Flagship Conference. ed. / Andreas G. Andreou; Pedro Julian. Institute of Electrical and Electronics Engineers Inc., 2016. p. 15-18 7450998.

Research output: Chapter in Book/Report/Conference proceedingConference contributionResearchpeer-review

TY - GEN

T1 - Realization of 4D lattice-ladder digital filters

AU - Kousoulis, M. T.

AU - Antoniou, George

PY - 2016/4/11

Y1 - 2016/4/11

N2 - A circuit realization is presented for four-dimensional (4D) lattice-ladder discrete filters. The proposed 4D circuit realization requires, for its implementation, a minimum number of delay elements. Further, the dimension of the state-vector, of the derived 4D state-space model, is minimal and its 4D transfer function is characterized by the all-pass property. A step-by-step low-order example is provided to demonstrate the proposed minimality of both, circuit, and state-space realizations. An educational conjointment of 4D lattice filters with lower dimension filters (2D, 1D), is imparted.

AB - A circuit realization is presented for four-dimensional (4D) lattice-ladder discrete filters. The proposed 4D circuit realization requires, for its implementation, a minimum number of delay elements. Further, the dimension of the state-vector, of the derived 4D state-space model, is minimal and its 4D transfer function is characterized by the all-pass property. A step-by-step low-order example is provided to demonstrate the proposed minimality of both, circuit, and state-space realizations. An educational conjointment of 4D lattice filters with lower dimension filters (2D, 1D), is imparted.

UR - http://www.scopus.com/inward/record.url?scp=84982810899&partnerID=8YFLogxK

U2 - 10.1109/LASCAS.2016.7450998

DO - 10.1109/LASCAS.2016.7450998

M3 - Conference contribution

SP - 15

EP - 18

BT - LASCAS 2016 - 7th IEEE Latin American Symposium on Circuits and Systems, R9 IEEE CASS Flagship Conference

A2 - Andreou, Andreas G.

A2 - Julian, Pedro

PB - Institute of Electrical and Electronics Engineers Inc.

ER -

Kousoulis MT, Antoniou G. Realization of 4D lattice-ladder digital filters. In Andreou AG, Julian P, editors, LASCAS 2016 - 7th IEEE Latin American Symposium on Circuits and Systems, R9 IEEE CASS Flagship Conference. Institute of Electrical and Electronics Engineers Inc. 2016. p. 15-18. 7450998 https://doi.org/10.1109/LASCAS.2016.7450998