Verification method for area optimization of mixed-polarity Reed-Muller logic circuits

Chuandong Chen, Bing Lin, Michelle Zhu

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

Area minimization of mixed-polarity Reed-Muller (MPRM) logic circuits is an important step in logic synthesis. While previous studies are mainly based on various artificial intelligence algorithms and not comparable with the results from the mainstream electronics design automation (EDA) tool. Furthermore, it is hard to verify the superiority of intelligence algorithms to the EDA tool on area optimization. To address these problems, a multi-step novel verification method was proposed. First, a hybrid simulated annealing (SA) and discrete particle swarm optimization (DPSO) approach (SADPSO) was applied to optimize the area of the MPRM logic circuit. Second, a Design Compiler (DC) algorithm was used to optimize the area of the same MPRM logic circuit under certain settings and constraints. Finally, the area optimization results of the two algorithms were compared based on MCNC benchmark circuits. Results demonstrate that the SADPSO algorithm outperforms the DC algorithm in the area optimization for MPRM logic circuits. The SADPSO algorithm saves approximately 9.1% equivalent logic gates compared with the DC algorithm. Our proposed verification method illustrates the efficacy of the intelligence algorithm in area optimization compared with DC algorithm. Conclusions in this study provide guidance for the improvement of EDA tools in relation to the area optimization of combinational logic circuits.

Original languageEnglish
Pages (from-to)28-34
Number of pages7
JournalJournal of Engineering Science and Technology Review
Volume11
Issue number1
DOIs
StatePublished - 1 Jan 2018

Fingerprint

Logic circuits
Particle swarm optimization (PSO)
Combinatorial circuits
Logic gates
Simulated annealing
Artificial intelligence
Networks (circuits)

Keywords

  • Area optimization
  • Intelligence algorithm
  • Logic synthesis
  • Mixed-polarity Reed-Muller

Cite this

@article{171d501020414c3089874e0d55ca675c,
title = "Verification method for area optimization of mixed-polarity Reed-Muller logic circuits",
abstract = "Area minimization of mixed-polarity Reed-Muller (MPRM) logic circuits is an important step in logic synthesis. While previous studies are mainly based on various artificial intelligence algorithms and not comparable with the results from the mainstream electronics design automation (EDA) tool. Furthermore, it is hard to verify the superiority of intelligence algorithms to the EDA tool on area optimization. To address these problems, a multi-step novel verification method was proposed. First, a hybrid simulated annealing (SA) and discrete particle swarm optimization (DPSO) approach (SADPSO) was applied to optimize the area of the MPRM logic circuit. Second, a Design Compiler (DC) algorithm was used to optimize the area of the same MPRM logic circuit under certain settings and constraints. Finally, the area optimization results of the two algorithms were compared based on MCNC benchmark circuits. Results demonstrate that the SADPSO algorithm outperforms the DC algorithm in the area optimization for MPRM logic circuits. The SADPSO algorithm saves approximately 9.1{\%} equivalent logic gates compared with the DC algorithm. Our proposed verification method illustrates the efficacy of the intelligence algorithm in area optimization compared with DC algorithm. Conclusions in this study provide guidance for the improvement of EDA tools in relation to the area optimization of combinational logic circuits.",
keywords = "Area optimization, Intelligence algorithm, Logic synthesis, Mixed-polarity Reed-Muller",
author = "Chuandong Chen and Bing Lin and Michelle Zhu",
year = "2018",
month = "1",
day = "1",
doi = "10.25103/jestr.111.04",
language = "English",
volume = "11",
pages = "28--34",
journal = "Journal of Engineering Science and Technology Review",
issn = "1791-9320",
publisher = "Kavala Institute of Technology",
number = "1",

}

Verification method for area optimization of mixed-polarity Reed-Muller logic circuits. / Chen, Chuandong; Lin, Bing; Zhu, Michelle.

In: Journal of Engineering Science and Technology Review, Vol. 11, No. 1, 01.01.2018, p. 28-34.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Verification method for area optimization of mixed-polarity Reed-Muller logic circuits

AU - Chen, Chuandong

AU - Lin, Bing

AU - Zhu, Michelle

PY - 2018/1/1

Y1 - 2018/1/1

N2 - Area minimization of mixed-polarity Reed-Muller (MPRM) logic circuits is an important step in logic synthesis. While previous studies are mainly based on various artificial intelligence algorithms and not comparable with the results from the mainstream electronics design automation (EDA) tool. Furthermore, it is hard to verify the superiority of intelligence algorithms to the EDA tool on area optimization. To address these problems, a multi-step novel verification method was proposed. First, a hybrid simulated annealing (SA) and discrete particle swarm optimization (DPSO) approach (SADPSO) was applied to optimize the area of the MPRM logic circuit. Second, a Design Compiler (DC) algorithm was used to optimize the area of the same MPRM logic circuit under certain settings and constraints. Finally, the area optimization results of the two algorithms were compared based on MCNC benchmark circuits. Results demonstrate that the SADPSO algorithm outperforms the DC algorithm in the area optimization for MPRM logic circuits. The SADPSO algorithm saves approximately 9.1% equivalent logic gates compared with the DC algorithm. Our proposed verification method illustrates the efficacy of the intelligence algorithm in area optimization compared with DC algorithm. Conclusions in this study provide guidance for the improvement of EDA tools in relation to the area optimization of combinational logic circuits.

AB - Area minimization of mixed-polarity Reed-Muller (MPRM) logic circuits is an important step in logic synthesis. While previous studies are mainly based on various artificial intelligence algorithms and not comparable with the results from the mainstream electronics design automation (EDA) tool. Furthermore, it is hard to verify the superiority of intelligence algorithms to the EDA tool on area optimization. To address these problems, a multi-step novel verification method was proposed. First, a hybrid simulated annealing (SA) and discrete particle swarm optimization (DPSO) approach (SADPSO) was applied to optimize the area of the MPRM logic circuit. Second, a Design Compiler (DC) algorithm was used to optimize the area of the same MPRM logic circuit under certain settings and constraints. Finally, the area optimization results of the two algorithms were compared based on MCNC benchmark circuits. Results demonstrate that the SADPSO algorithm outperforms the DC algorithm in the area optimization for MPRM logic circuits. The SADPSO algorithm saves approximately 9.1% equivalent logic gates compared with the DC algorithm. Our proposed verification method illustrates the efficacy of the intelligence algorithm in area optimization compared with DC algorithm. Conclusions in this study provide guidance for the improvement of EDA tools in relation to the area optimization of combinational logic circuits.

KW - Area optimization

KW - Intelligence algorithm

KW - Logic synthesis

KW - Mixed-polarity Reed-Muller

UR - http://www.scopus.com/inward/record.url?scp=85044323458&partnerID=8YFLogxK

U2 - 10.25103/jestr.111.04

DO - 10.25103/jestr.111.04

M3 - Article

AN - SCOPUS:85044323458

VL - 11

SP - 28

EP - 34

JO - Journal of Engineering Science and Technology Review

JF - Journal of Engineering Science and Technology Review

SN - 1791-9320

IS - 1

ER -